reduce "digital feedback" from ADC outputs back to RF section:  change to Gray coding, reverse bit order, reduce drive strength
make ADC and MAX2112 clocks the same frequency to reduce spurs; temporary clock plan for just L1