A very primitive but hopefully self-educational CPU in Verilog