Changed the mode selection process to always disable the half-band decimator when divisor are <= 4.  Meaning anything 8 MHz and above does not use the decimator functionality in the FPGA.  The CIC pulse/decimator pulse was getting out of synch for 8 MHz rates and above.  Not fully tested yet, but
verified configuration using ASR Workbench.