vhdl/src/button_deb: syntesize without warning
vhdl/test/test_button_deb.vhd: fix clock period time error, reduce simulation time