A domain-specific language for making ASIPs that will be converted into VHDL code for subsequently running them on FPGAs