Forall intents - the initial implementation.

You can mark this as a potential race.  It depends on the target processor (!).  Some support atomic updates as part of the normal instruction set.  But then again, with multiple cores accessing the same memory, all bets are off....