adding all initial files for the mips cpu, all stages are implemented, however, this is an unstable snapshot, the pipelining logic for forwarding/bypassing and stalling needs to be debugged