[verilog] dual port ram refine