commented out the exit test error to allow for further tests to run and verify further functions.  Added define to disable load of bitfile (convenient if you want fpga to stay in given state).