hdl/*/ltcinterface.vhd: add ADC data async fifo

The ADC data goes through an async FIFO, written
by a BUFR clock and read by a BUFG clock.
hdl/syn/fmc130m_ml605/*: update synthesis files to ltcinterface update