Update tgt-pcb make clean target to remove lex/yacc generated file.
Merge branch 'master' of git://github.com/steveicarus/iverilog