Made a huge portion of the component diagrams

Finalized the component diagram, and made several state machines for the
ports.