Add some more instruction cache delays.
Fold a branch out of the IC stage.