FPGA_TOOLS_log: add new step: source settings64.sh file