Modified the XPS project to properly generate Verilog sumulations, and added an SDK workspace with a single peripheral test project.