Get rid of timing issues.  FPGA now works at reset.