Receiver decimates and processing program runs forever.

* Implement a simple Direct Digital Synthesizer with a LUT
* Fix bugs in the FIFO and reset circuitry.
* Decimate 10e9 S/s to 50e3 S/s and get it from the FPGA to the ARM processor
  (in simulation only.)