Added more Verilog examples.