Fixed inputs in verilog gen.