Simplify the register handling.
Fix the binary-to-hertz conversion.
Read 64-bit registers off the fpga.
freq was too discrete at low bandwidths; put back to 56 bits.
Output all the pll parameters as 64 bits.
Handle CR characters.
Minor clean-ups.