hdl/modules/*/fmc_adc_clk.vhd: fix BUFIO/BUFR generation for 7 series FPGA