Initial controller commit
clockDivider works
Merge branch 'master' of https://github.com/parrosam/controller
Ran into a dead end with Verilog. Sending poll command correctly, and
ready signal is also correct, but we can't get the read module to read its
data.