convert memory arrangement from 32x8bit wide to 8x8bit wide to
improve maximum clock speed.  Currently ~170MHz.  Need to look
at timing analysis to understand critical path.