A sample architecture of a MIPS single cycle processor