add 64-bit burst CS1 support. New timing for pipelined FPGA as well for CS0 section