[vhdl] added output signals
initial commit of top test bench