This is the implementation of an architectural simulator capable of assessing the performance of a simplified (single-­‐issue) out-­‐of-­‐order 16-­‐bit RISC processor that uses Tomasulo’s algorithm with speculation taking into account the effect of the cache organization.