FPGA: Fix control logic for the Spartan 6 ICAP
ZPU: Implementation of Xilinx Spartan 6 ICAP.
ZPU: Correctly set reset signals for LMS on init.
ZPU: Decrease speed of sending data into the ICAP block.

This was done to improve stability.
HOST: Registers for controlling diversity switches was added.