Verilog: generalizing the main RAM, some extra code was needed to optimize for 6k*32bit, some ports were renamed (unfinished)
Verilog: some cleanup of sync.v, modules filter.v and demux.v were integrated