custom IP example with custom logic written in Verilog instead of VHDL