Added new Verilog files.