Considering pipe-lined processor specified by a reservation table. Identify forbidden latencies, collision vector, state diagram, simple cycles, greedy cycles, and minimum average latency associated with the shortest greedy cycle.