patmos-chisel: add VHDL UART at top level