Remove channel 2 and replace with the pll channel.
Increasing level_base seems to work today.
Fix the constraints.  Xilinx docs are so clear.  Not.