High-speed simulation model for Network-on-Chip with Link Aggregation written in SystemC (C++). Not synthesizable. Allows define traffic pattern for a given application, configure number of physical links in each trunk and perform optimization of NoC's hardware costs for a given traffic pattern