dvi_master_interface added to QSYS, schematic adapted, does not compile. Next stepts, write testbench for dvi_master, add sequential process in dvi_master.vhd for ClkDvixCI
adjusted remapping and sync blocks for 16 channels
dvi_master_tb.vhd testbench file generated