Verilog HDL design and training