Created spd3l circuits with NAND gates sizes as 90nm minimum.
Co 180/180 [PUN/PDN]
Sum 180/270