Verilog: further SPI cleanups, now related to synthesys