Generated floating point addition unit using Xilinx CoreGen. Adding verilog file for floating_point_add_sub_v6_1 along with provided VHDL testbench and example instantiation file (.veo).