Commit work by Sam and I that starts instrumentation and taint modeling of IN and OUT x86 instructions.
Always verify LLVM code during generation.