working on proc(setting up components and signals conencting them) + simple files needed for experimenting on vhdl