node is_fsm() check ready
some problems in SSA
update changes from Verilog-Perl
add a new command stste_space_analysis
Merge branch 'fsm' into dev