Final processor files.  Not completely working, unfortunately.  Also, I may have missed a few files when I created this folder (we did not use github at the time of creation).  I am including it here in case I ever need a Verilog reference in the future
Merge branch 'master' of http://github.com/ottocode/COMP300