ADD: added a comparing algorithm to compare port names

Now the port names will come in sorted, this will make it a lot easier
to read the module interface
CHANGED format of the sim configuration file

Now the port names are the keys and the wires are the children
ADD: sim_utils and test bench

This will help when generating a testbench for entire board simulations