An implementation of the Neural Engineering Framework on an FPGA