Tidied up verilog hierarchy to ease adding future modules. Copied in DP RAM for implementing FIFOs when we get to that.