VHDL Bitonic sort implemetation on FPGA using UART for input/output