Add common Verilog extensions