Added clock system driver, and updated pwm to use 128MHz PLL clock (reverse-merged from commit 08f7cbdb0f4c4c9e8bb50f0b367e863a02645cda)