Add GND vias to Si5351C-B footprint.
Tweaks to clock generator.
Routing of clock generator outputs to FPGA.
Routing of front end bank A.