fixed an error in understanding wire tmp = sig; where the assignment is really a continueous assignment defined in the Verilog Spec