This is a file for the very beginning of the verilog study.