WIP : test bench for setup in DYNDFF is ready. We cans see Q signal stick to 0 when D asserted when setup is too short
 WIP : I have all setup time : two problems are present. Simulation is too long and result are not accurate because in an other case simulation will not finished