adding micron DDR verilog model