Changes aimed to improve timing of SRAM operation
- enable is sync'd with high phase of system clock
- made output registers external and imposed an explicit 10ns timing constraint