Adding initial SystemVerilog edition based off code on Keccak site written in VHDL.