Simulation of a simple assembly language interpreter for 5 stage pipelined CPU with a data cache.