Initial Vector implementation.

This version uses unique wires for each Vector member. It is intended
that later versions will use Verilog level indexes appropriately.