Fixed system verilog latches

Removed parity, this can be checked/added back in later. Fixed latches.
Fixed timing problems causing uneven state times. Tested and
synthesised. Behaves as expected.