vertical stripes problem not yet solved. Problem has to be in cmv_master.vhd. I guess the reason for the problem is the latency of one clock cycle when the readreq signal is assigned to the fifo buffer. Design compiles but sync routine is not proper. Will know revert to development branch, as it is stable.